Clik here to view.
Tightening the loop on coverage closure
The article describes how methodologies such as graph-based intelligent testbench automation will help engineers efficiently create verification scenarios and stimuli. This is a powerful way of...
View ArticleClik here to view.
The principles of functional qualification
Functional verification consumes a significant portion of the time and resources devoted to a typical design project. As chips continue to grow in size and complexity, designers must increasingly rely...
View ArticleDebugging the debug challenge
Around 70% of the effort involved in taping out a complex SoC is spent on verification. Of that effort, about half, or 35% of the total effort involved in a chip design, is spent on debug. Why is this?...
View ArticleClik here to view.
Verification coverage
Verification coverage attempts to answer the question: "How do you know you are finished verifying?" In reality, coverage can only provide a partial answer but sensible use of coverage strategies and...
View ArticleFormal verification
Formal verification is the overarching term for a collection of techniques that use static analysis based on mathematical transformations to determine the correctness of hardware or software behavior...
View ArticleClik here to view.
Using formal techniques to help tackle SoC verification challenges
Today’s complex SoCs present enormous verification challenges. Today’s leading designs routinely exceed hundreds of millions of logic gates. Meanwhile, advanced low-power design techniques, such as...
View ArticleClik here to view.
Assertion-based emulation
Today’s SoCs must include ever more features and meet shorter tape-out schedules. Verifying their functional correctness is a growing challenge. Even with more than 70% of the overall design effort...
View ArticleClik here to view.
The principles of functional qualification
Functional verification consumes a significant portion of the time and resources devoted to a typical design project. As chips continue to grow in size and complexity, designers must increasingly rely...
View ArticleDebugging the debug challenge
Around 70% of the effort involved in taping out a complex SoC is spent on verification. Of that effort, about half, or 35% of the total effort involved in a chip design, is spent on debug. Why is this?...
View ArticleClik here to view.
Verification coverage
Verification coverage attempts to answer the question: “How do you know you are finished verifying?” In reality, coverage can only provide a partial answer but sensible use of coverage strategies and...
View ArticleFormal verification
Formal verification is the overarching term for a collection of techniques that use static analysis based on mathematical transformations to determine the correctness of hardware or software behavior...
View ArticleClik here to view.
Using formal techniques to help tackle SoC verification challenges
Today’s complex SoCs present enormous verification challenges. Today’s leading designs routinely exceed hundreds of millions of logic gates. Meanwhile, advanced low-power design techniques, such as...
View ArticleClik here to view.
Assertion-based emulation
Today’s SoCs must include ever more features and meet shorter tape-out schedules. Verifying their functional correctness is a growing challenge. Even with more than 70% of the overall design effort...
View Article
